Michel2/U8g2_Arduino
1
0
Fork 0
mirror of https://github.com/olikraus/U8g2_Arduino.git synced 2026-07-27 20:06:05 +00:00
Code Issues Releases Activity

2.36.12

Browse Source
This commit is contained in:
olikraus
2025-06-24 08:39:34 +02:00
parent 49dbd87b8a
commit b5628c5791
5 changed files with 43 additions and 65 deletions
Download Patch File Download Diff File Expand all files Collapse all files
README.md
+1 -1
View File
@@ -8,5 +8,5 @@ Description: https://github.com/olikraus/u8g2/wiki
Issue Tracker: https://github.com/olikraus/u8g2/issues
Download (2.36.11): https://github.com/olikraus/U8g2_Arduino/archive/master.zip
Download (2.36.12): https://github.com/olikraus/U8g2_Arduino/archive/master.zip
extras/ChangeLog
+1
View File
@@ -353,5 +353,6 @@ https://github.com/olikraus/u8g2 ChangeLog
* SSD1320 128x72 (issue 2565)
* Gulim Korean Font (issue 2653)
* drawHB function (issue 2656)
* ST7305 200x200 (issue 2661)
library.json
+1 -1
View File
@@ -7,7 +7,7 @@
"type": "git",
"url": "https://github.com/olikraus/u8g2.git"
},
"version": "2.36.11",
"version": "2.36.12",
"license": "BSD-2-Clause",
"authors": {
"name": "Oliver Kraus",
library.properties
+1 -1
View File
@@ -1,5 +1,5 @@
name=U8g2
version=2.36.11
version=2.36.12
author=oliver <olikraus@gmail.com>
maintainer=oliver <olikraus@gmail.com>
sentence=Monochrome LCD, OLED and eInk Library. Display controller: SSD1305, SSD1306, SSD1309, SSD1312, SSD1316, SSD1318, SSD1320, SSD1322, SSD1325, SSD1327, SSD1329, SSD1362, SSD1363, SSD1606, SSD1607, SH1106, SH1107, SH1108, SH1122, T6963, RA8835, LC7981, PCD8544, PCF8812, HX1230, UC1601, UC1604, UC1608, UC1610, UC1611, UC1617, UC1628, UC1638, UC1701, ST7302, ST7511, ST7528, ST7539, ST7565, ST7567, ST7571, ST7586, ST7588, ST75160, ST75161, ST75256, ST75320, NT7534, ST7920, IST3020, IST3088, IST7920, LD7032, KS0108, KS0713, HD44102, T7932, SSD1312, SED1330, SED1520, SBN1661, IL3820, MAX7219, GP1287, GP1247, GP1294, GU800. Interfaces: I2C, SPI, Parallel.
src/clib/u8x8_d_st7305.c
+39 -62
View File
@@ -186,7 +186,7 @@ static const uint8_t u8x8_d_st7305_122x250_init_seq[] = {
U8X8_START_TRANSFER(), /* enable chip, delay is part of the transfer start */
U8X8_C(0x01), // software reset
U8X8_C(0x01), // software resets
U8X8_DLY(100),
U8X8_C(0x28), // display off
U8X8_CAA(0xC7, 0x26, 0xE9), // disable OSC
@@ -196,83 +196,60 @@ static const uint8_t u8x8_d_st7305_122x250_init_seq[] = {
U8X8_DLY(20),
U8X8_C(0x01), // software reset
U8X8_DLY(20), // wait
U8X8_C(0x38), // High Power Mode
U8X8_CA(0xEB, 0x02), // Disable NVM Load
U8X8_CA(0xD7, 0x68), // NVM Load Control: Enable ID1 ID2 ID3 Load
U8X8_CA(0xD1, 0x01), // Booster Enable
U8X8_CA(0xC0, 0x80), // Gate Voltage Setting VGH=12V (upper 4 bit, 8V-15V); VGL=-5V (lower 4 bit, -5V .. -10V)
//U8X8_C(0x38), // High Power Mode
//U8X8_CA(0xEB, 0x02), // Disable NVM Load
//U8X8_CA(0xD7, 0x68), // NVM Load Control: Enable ID1 ID2 ID3 Load
//U8X8_CA(0xD1, 0x01), // Booster Enable
//U8X8_CA(0xC0, 0x80), // Gate Voltage Setting VGH=12V (upper 4 bit, 8V-15V); VGL=-5V (lower 4 bit, -5V .. -10V)
U8X8_CAA(0xD6, 0x17, 0x02),
U8X8_CA(0xD1, 0x01),
U8X8_CAA(0xC0, 0x12, 0x0a),//chen.x
U8X8_C(0x0C1), // Source Voltage Control 1
U8X8_A6(0x28,0x28,0x28,0x28,0x14,0x00), // Source high voltage in reflective and transmissive mode, gamma voltage 1&2
U8X8_A4(115,0x3E,0x3C,0x3C),
U8X8_C(0x0C2), // Source Voltage Control 1
U8X8_A4(0x00,0x00,0x00,0x00), // Source low voltage in reflective and transmissive mode
U8X8_CA(0xCB, 0x14), // VCOMH: 0x14 = 4V (0x28 = 5V)
U8X8_CAA(0xB4, 0xE5, 0x77), // Update Period Gate EQ Control, why 0x77??? it should be 0x66 according to the datasheet
U8X8_A8(0xF1, 0xFF, 0xFF, 0x4F, 0xF1, 0xFF, 0xFF, 0X4F),
U8X8_A4(0,0x21,0x23,0x23), // Source low voltage in reflective and transmissive mode
U8X8_C(0x0C4), //ischen.x
U8X8_A4(50,0x5C,0x5A,0x5A),
U8X8_C(0x0C5), //ischen.x
U8X8_A4(50,0x35,0x37,0x37),
U8X8_CAA(0xD8, 0x80, 0xE9),
//U8X8_CA(0xCB, 0x14), // VCOMH: 0x14 = 4V (0x28 = 5V)
U8X8_CA(0xB2, 0x12),
U8X8_CAA(0xB3, 0xE5, 0xF6), // Update Period Gate EQ Control, why 0x77??? it should be 0x66 according to the datasheet
U8X8_A8(0x17, 0x77, 0x77, 0x77, 0x77, 0x77, 0x77, 0x71),
U8X8_CAA(0xB4, 0x05, 0x46), // Update Period Gate EQ Control, why 0x77??? it should be 0x66 according to the datasheet
U8X8_A6(0x77, 0x77, 0x77, 0x77, 0x76, 0x45),
U8X8_CAAA(0x62, 0x32, 0x03, 0x1f),
U8X8_CA(0xB7, 0x13),
U8X8_CA(0xB0, 0x32), // Duty Cycle... this must be before sleep out, 200x200 display: 0x64 --> 0x32
U8X8_C(0x11), // sleep out: furn off sleep mode
U8X8_DLY(120),
U8X8_CAA(0xC7, 0xA6, 0xE9), // Enable OSC
U8X8_CA(0xC9, 0x00),
U8X8_CA(0x36, 0xa4), // Memory Control, 0xa4 for the 200x200 display
U8X8_CA(0x3A, 0x11), // Data Format
U8X8_CA(0xB9, 0x20), // This command activates monochrome mode. Arg differs from ST7302 */
U8X8_CA(0xB8, 0x09), // Panel Setting / Panel Layout
U8X8_CAA(0x2A, 0x05, 0x36), // col addr
U8X8_CAA(0x2B, 0x00, 0xC7), // row addr
U8X8_CA(0xD0, 0x1F), // Not in datasheet
U8X8_CA(0xB9, 0x20), // Source Setting: Clear RAM off *******<-----
U8X8_CA(0xB8, 0x29), // Panel Setting / Panel Layout
U8X8_CAA(0x2A, 0x16, 0x27), // col addr
U8X8_CAA(0x2B, 0x00, 0x63), // row addr
U8X8_CA(0x35, 0x00),
U8X8_CA(0xD0, 0xFF), // Not in datasheet
//U8X8_CA(0x72, 0x00), // Not in datasheet
//U8X8_CAA(0xB2,1, 5), // Frame Rate for High and Low Power Mode (hier: 32Hz and 8Hz)
U8X8_C(0x38), // enable Low Power Mode...: 8Hz, see above
U8X8_C(0x29), // display on
U8X8_CA(0x72, 0x00), // Not in datasheet
U8X8_CA(0xB2, 0x15), // Frame Rate for High and Low Power Mode (hier: 32Hz and 8Hz)
U8X8_C(0x38), // 0x038 normal mode, 0x039 Low Power Mode (8Hz)
U8X8_C(0x20),
U8X8_CA(0xBB, 0x4F),
U8X8_DLY(100),
/*
U8X8_CAA(0x2A, 0x19, 0x3a), // col addr 0x14 < col < 0x3b
U8X8_CAA(0x2B, 115, 115), // row addr (0..250, y in u8g2), 0 is top row in u8g2
U8X8_C(0x2C), // write start
U8X8_D1(0xff), // pixel data
U8X8_D1(0xff), // pixel data
U8X8_D1(0xff), // pixel data
U8X8_D1(0xff), // pixel data
U8X8_D1(0xff), // pixel data
U8X8_D1(0xff), // pixel data
U8X8_D1(0xff), // pixel data
U8X8_D1(0xff), // pixel data
U8X8_D1(0xff), // pixel data
U8X8_D1(0xff), // pixel data
U8X8_D1(0xff), // pixel data
U8X8_D1(0xff), // pixel data
U8X8_CAA(0x2A, 0x19, 0x3a), // col addr 0x14 < col < 0x3b
U8X8_CAA(0x2B, 116, 116), // row addr (0..250, y in u8g2), 0 is top row in u8g2
U8X8_C(0x2C), // write start
U8X8_D1(0x80), // pixel data
U8X8_D1(0x00), // pixel data
U8X8_D1(0x00), // pixel data
U8X8_D1(0x00), // pixel data
U8X8_D1(0x00), // pixel data
U8X8_D1(0x00), // pixel data
U8X8_D1(0x00), // pixel data
U8X8_D1(0x00), // pixel data
U8X8_D1(0x00), // pixel data
U8X8_D1(0x00), // pixel data
U8X8_D1(0x00), // pixel data
U8X8_D1(0x00), // pixel data
*/
U8X8_END_TRANSFER(), /* disable chip */
U8X8_END() /* end of sequence */
};
static const u8x8_display_info_t u8x8_st7305_122x250_display_info =
{
/* chip_enable_level = */ 0,