HW v1.1.1 - sync BOM, iBOM, schematic, PCB, and gerbers

This commit is contained in:
Ian Scott committed 2023-07-02 22:23:53 -05:00
1 parent eeb23f1d71
commit 9b614c72f8
14 files changed
+70507 -75273

No files matched your search

+25186 -28709
View File
File diff suppressed because it is too large. Load diff
+93 -14
View File
@@ -1,5 +1,6 @@
{
"board": {
"3dviewports": [],
"design_settings": {
"defaults": {
"board_outline_line_width": 0.049999999999999996,
@@ -63,20 +64,26 @@
"rule_severities": {
"annular_width": "error",
"clearance": "error",
"connection_width": "warning",
"copper_edge_clearance": "error",
"copper_sliver": "warning",
"courtyards_overlap": "error",
"diff_pair_gap_out_of_range": "error",
"diff_pair_uncoupled_length_too_long": "error",
"drill_out_of_range": "error",
"duplicate_footprints": "warning",
"extra_footprint": "warning",
"footprint": "error",
"footprint_type_mismatch": "error",
"hole_clearance": "error",
"hole_near_hole": "error",
"invalid_outline": "error",
"isolated_copper": "warning",
"item_on_disabled_layer": "error",
"items_not_allowed": "error",
"length_out_of_range": "error",
"lib_footprint_issues": "warning",
"lib_footprint_mismatch": "warning",
"malformed_courtyard": "error",
"microvia_drill_out_of_range": "error",
"missing_courtyard": "ignore",
@@ -86,9 +93,14 @@
"padstack": "error",
"pth_inside_courtyard": "ignore",
"shorting_items": "error",
"silk_edge_clearance": "warning",
"silk_over_copper": "ignore",
"silk_overlap": "ignore",
"skew_out_of_range": "error",
"solder_mask_bridge": "error",
"starved_thermal": "error",
"text_height": "warning",
"text_thickness": "warning",
"through_hole_pad_without_hole": "error",
"too_many_vias": "error",
"track_dangling": "warning",
@@ -97,7 +109,6 @@
"unconnected_items": "error",
"unresolved_variable": "error",
"via_dangling": "warning",
"zone_has_empty_net": "error",
"zones_intersect": "error"
},
"rule_severitieslegacy_courtyards_overlap": true,
@@ -107,18 +118,63 @@
"allow_microvias": false,
"max_error": 0.005,
"min_clearance": 0.19999999999999998,
"min_connection": 0.0,
"min_copper_edge_clearance": 0.0,
"min_hole_clearance": 0.254,
"min_hole_to_hole": 0.5,
"min_microvia_diameter": 0.19999999999999998,
"min_microvia_drill": 0.09999999999999999,
"min_resolved_spokes": 2,
"min_silk_clearance": 0.0,
"min_text_height": 0.7999999999999999,
"min_text_thickness": 0.08,
"min_through_hole_diameter": 0.3,
"min_track_width": 0.19999999999999998,
"min_via_annular_width": 0.13,
"min_via_diameter": 0.39999999999999997,
"solder_mask_to_copper_clearance": 0.0,
"use_height_for_length_calcs": true
},
"teardrop_options": [
{
"td_allow_use_two_tracks": true,
"td_curve_segcount": 5,
"td_on_pad_in_zone": false,
"td_onpadsmd": true,
"td_onroundshapesonly": false,
"td_ontrackend": false,
"td_onviapad": true
}
],
"teardrop_parameters": [
{
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_target_name": "td_round_shape",
"td_width_to_size_filter_ratio": 0.9
},
{
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_target_name": "td_rect_shape",
"td_width_to_size_filter_ratio": 0.9
},
{
"td_curve_segcount": 0,
"td_height_ratio": 1.0,
"td_length_ratio": 0.5,
"td_maxheight": 2.0,
"td_maxlen": 1.0,
"td_target_name": "td_track_end",
"td_width_to_size_filter_ratio": 0.9
}
],
"track_widths": [
0.0,
0.2,
@@ -137,7 +193,8 @@
"zones_allow_external_fillets": false,
"zones_use_no_outline": true
},
"layer_presets": []
"layer_presets": [],
"viewports": []
},
"boards": [],
"cvpcb": {
@@ -321,18 +378,23 @@
"rule_severities": {
"bus_definition_conflict": "error",
"bus_entry_needed": "error",
"bus_label_syntax": "error",
"bus_to_bus_conflict": "error",
"bus_to_net_conflict": "error",
"conflicting_netclasses": "error",
"different_unit_footprint": "error",
"different_unit_net": "error",
"duplicate_reference": "error",
"duplicate_sheet_names": "error",
"endpoint_off_grid": "warning",
"extra_units": "error",
"global_label_dangling": "warning",
"hier_label_mismatch": "error",
"label_dangling": "error",
"lib_symbol_issues": "warning",
"missing_bidi_pin": "warning",
"missing_input_pin": "warning",
"missing_power_pin": "error",
"missing_unit": "warning",
"multiple_net_names": "warning",
"net_not_bus_member": "warning",
"no_connect_connected": "warning",
@@ -342,6 +404,7 @@
"pin_to_pin": "warning",
"power_pin_not_driven": "error",
"similar_labels": "warning",
"simulation_model_issue": "ignore",
"unannotated": "error",
"unit_value_mismatch": "error",
"unresolved_variable": "error",
@@ -359,7 +422,7 @@
"net_settings": {
"classes": [
{
"bus_width": 12.0,
"bus_width": 12,
"clearance": 0.1,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
@@ -373,10 +436,10 @@
"track_width": 0.25,
"via_diameter": 0.65,
"via_drill": 0.3,
"wire_width": 6.0
"wire_width": 6
},
{
"bus_width": 12.0,
"bus_width": 12,
"clearance": 0.1,
"diff_pair_gap": 0.25,
"diff_pair_via_gap": 0.25,
@@ -385,23 +448,33 @@
"microvia_diameter": 0.3,
"microvia_drill": 0.1,
"name": "pwr",
"nets": [
"+3V3",
"+5V",
"GND"
],
"pcb_color": "rgba(0, 0, 0, 0.000)",
"schematic_color": "rgba(0, 0, 0, 0.000)",
"track_width": 0.4,
"via_diameter": 0.65,
"via_drill": 0.3,
"wire_width": 6.0
"wire_width": 6
}
],
"meta": {
"version": 2
"version": 3
},
"net_colors": null
"net_colors": null,
"netclass_assignments": null,
"netclass_patterns": [
{
"netclass": "pwr",
"pattern": "+3V3"
},
{
"netclass": "pwr",
"pattern": "+5V"
},
{
"netclass": "pwr",
"pattern": "GND"
}
]
},
"pcbnew": {
"last_paths": {
@@ -417,6 +490,8 @@
"schematic": {
"annotate_start_num": 0,
"drawing": {
"dashed_lines_dash_length_ratio": 12.0,
"dashed_lines_gap_length_ratio": 3.0,
"default_line_thickness": 6.0,
"default_text_size": 25.0,
"field_names": [],
@@ -448,7 +523,11 @@
"page_layout_descr_file": "",
"plot_directory": "",
"spice_adjust_passive_values": false,
"spice_current_sheet_as_root": false,
"spice_external_command": "spice \"%I\"",
"spice_model_current_sheet_as_root": true,
"spice_save_all_currents": false,
"spice_save_all_voltages": false,
"subpart_first_id": 65,
"subpart_id_separator": 0
},
+1966 -1445
View File
File diff suppressed because it is too large. Load diff
+9867 -12517
View File
File diff suppressed because it is too large. Load diff
+8 -8
View File
@@ -1,12 +1,12 @@
G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,(6.0.6-0)*
G04 #@! TF.CreationDate,2022-09-05T23:22:14-06:00*
G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,7.0.5-0*
G04 #@! TF.CreationDate,2023-07-02T22:21:17-05:00*
G04 #@! TF.ProjectId,PicoGUS,5069636f-4755-4532-9e6b-696361645f70,rev?*
G04 #@! TF.SameCoordinates,Original*
G04 #@! TF.FileFunction,Soldermask,Bot*
G04 #@! TF.FilePolarity,Negative*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (6.0.6-0)) date 2022-09-05 23:22:14*
G04 Created by KiCad (PCBNEW 7.0.5-0) date 2023-07-02 22:21:17*
%MOMM*%
%LPD*%
G01*
@@ -24,6 +24,11 @@ G04 APERTURE LIST*
%ADD20C,1.700000*%
G04 APERTURE END LIST*
D10*
X197802500Y-136207500D02*
X116522500Y-136207500D01*
X116522500Y-128905000D01*
X197802500Y-128905000D01*
X197802500Y-136207500D01*
G36*
X197802500Y-136207500D02*
G01*
@@ -32,11 +37,6 @@ X116522500Y-128905000D01*
X197802500Y-128905000D01*
X197802500Y-136207500D01*
G37*
X197802500Y-136207500D02*
X116522500Y-136207500D01*
X116522500Y-128905000D01*
X197802500Y-128905000D01*
X197802500Y-136207500D01*
D11*
X195262500Y-132397500D03*
X192722500Y-132397500D03*
+3 -3
View File
@@ -1,12 +1,12 @@
G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,(6.0.6-0)*
G04 #@! TF.CreationDate,2022-09-05T23:22:14-06:00*
G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,7.0.5-0*
G04 #@! TF.CreationDate,2023-07-02T22:21:17-05:00*
G04 #@! TF.ProjectId,PicoGUS,5069636f-4755-4532-9e6b-696361645f70,rev?*
G04 #@! TF.SameCoordinates,Original*
G04 #@! TF.FileFunction,Paste,Bot*
G04 #@! TF.FilePolarity,Positive*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (6.0.6-0)) date 2022-09-05 23:22:14*
G04 Created by KiCad (PCBNEW 7.0.5-0) date 2023-07-02 22:21:17*
%MOMM*%
%LPD*%
G01*
File diff suppressed because it is too large. Load diff
+5 -3
View File
@@ -1,11 +1,11 @@
G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,(6.0.6-0)*
G04 #@! TF.CreationDate,2022-09-05T23:22:14-06:00*
G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,7.0.5-0*
G04 #@! TF.CreationDate,2023-07-02T22:21:17-05:00*
G04 #@! TF.ProjectId,PicoGUS,5069636f-4755-4532-9e6b-696361645f70,rev?*
G04 #@! TF.SameCoordinates,Original*
G04 #@! TF.FileFunction,Profile,NP*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (6.0.6-0)) date 2022-09-05 23:22:14*
G04 Created by KiCad (PCBNEW 7.0.5-0) date 2023-07-02 22:21:17*
%MOMM*%
%LPD*%
G01*
@@ -17,10 +17,12 @@ G04 APERTURE END LIST*
D10*
X219392500Y-128270000D02*
X197802500Y-128270000D01*
X197802500Y-134302500D01*
X197802500Y-134620000D01*
X196373750Y-136027500D01*
X117951250Y-136048750D01*
X116522500Y-134620000D01*
X116522500Y-128270000D01*
X116522500Y-61912500D01*
X219392500Y-61912500D01*
X219392500Y-128270000D01*
+10792 -13733
View File
File diff suppressed because it is too large. Load diff
File diff suppressed because it is too large. Load diff
+3 -3
View File
@@ -1,12 +1,12 @@
G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,(6.0.6-0)*
G04 #@! TF.CreationDate,2022-09-05T23:22:14-06:00*
G04 #@! TF.GenerationSoftware,KiCad,Pcbnew,7.0.5-0*
G04 #@! TF.CreationDate,2023-07-02T22:21:17-05:00*
G04 #@! TF.ProjectId,PicoGUS,5069636f-4755-4532-9e6b-696361645f70,rev?*
G04 #@! TF.SameCoordinates,Original*
G04 #@! TF.FileFunction,Paste,Top*
G04 #@! TF.FilePolarity,Positive*
%FSLAX46Y46*%
G04 Gerber Fmt 4.6, Leading zero omitted, Abs format (unit mm)*
G04 Created by KiCad (PCBNEW (6.0.6-0)) date 2022-09-05 23:22:14*
G04 Created by KiCad (PCBNEW 7.0.5-0) date 2023-07-02 22:21:17*
%MOMM*%
%LPD*%
G01*
File diff suppressed because it is too large. Load diff
+3 -3
View File
@@ -1,8 +1,8 @@
M48
; DRILL file {KiCad (6.0.6-0)} date Monday, September 05, 2022 at 11:22:11 PM
; DRILL file {KiCad 7.0.5-0} date 2023 July 02, Sunday 22:21:12
; FORMAT={-:-/ absolute / inch / decimal}
; #@! TF.CreationDate,2022-09-05T23:22:11-06:00
; #@! TF.GenerationSoftware,Kicad,Pcbnew,(6.0.6-0)
; #@! TF.CreationDate,2023-07-02T22:21:12-05:00
; #@! TF.GenerationSoftware,Kicad,Pcbnew,7.0.5-0
; #@! TF.FileFunction,NonPlated,1,2,NPTH
FMAT,2
INCH
+3 -3
View File
@@ -1,8 +1,8 @@
M48
; DRILL file {KiCad (6.0.6-0)} date Monday, September 05, 2022 at 11:22:11 PM
; DRILL file {KiCad 7.0.5-0} date 2023 July 02, Sunday 22:21:12
; FORMAT={-:-/ absolute / inch / decimal}
; #@! TF.CreationDate,2022-09-05T23:22:11-06:00
; #@! TF.GenerationSoftware,Kicad,Pcbnew,(6.0.6-0)
; #@! TF.CreationDate,2023-07-02T22:21:12-05:00
; #@! TF.GenerationSoftware,Kicad,Pcbnew,7.0.5-0
; #@! TF.FileFunction,Plated,1,2,PTH
FMAT,2
INCH